Close
 

Organization

New York University
Presenters
Animesh Basak Chowdhury
Jitendra Bhandari
Siddharth Garg
Sohmyung Ha
Ramesh Karri
Abdul Khader Thalakkattu Moosa
Muhammad Shafique
Session Chairs
Muhammad Shafique
Presentations
Research Manuscript
ALICE: An Automatic Design Flow for eFPGA Redaction
AI
Security
Hardware Security: Attack and Defense
Hardware Security: Primitives, Architecture, Design & Test
Networking Reception
Work-in-Progress Poster
Bit-FLEX: an Energy-Efficient Analog-Digital Hybrid DNN Accelerator with Bit-Level Flexible Scalability
Research Manuscript
Designing ML-Resilient Locking at Register-Transfer Level
AI
Security
Hardware Security: Attack and Defense
Hardware Security: Primitives, Architecture, Design & Test
Special Session (Research)
High-level design methods for hardware security: Is it the right choice?
Security
Research Manuscript
SoftSNN: Low-Cost Fault Tolerance for Spiking Neural Network Accelerators under Soft Errors
Design
AI/ML Design: System and Platform
Networking Reception
Work-in-Progress Poster
Too Big to Fail? Active Few-shot Learning Guided Logic Synthesis
Sessions
Research Manuscript
Accelerating the Inference: Transformers, Graphs and Others
Design
AI/ML Design: Circuits and Architecture