Close
 

Organization

Real Intent Inc
Presenters
Kanad Chakraborty
Andrew Guyler
Roger Hughes
Kazutaka Kanda
Hyobeen Park
Vikas Sachdeva
Vikas Sachdeva
Varun Sharma
Beomkeun Shin
Vardan Vardanyan
Session Chairs
Nikhil Rahagude
Vikas Sachdeva
Presentations
Engineering Track Poster
Engineering Tracks
CDC Signoff Flow with DFT Logic
AI
Back-End Design
Cloud
Embedded Systems
Front-End Design
IP
Engineering Track Poster
Engineering Tracks
Dynamic CDC Verification with Enhanced Jitter Modeling in Synchronizers
AI
Back-End Design
Cloud
Embedded Systems
Front-End Design
IP
Engineering Tracks
Front-End Design
Efficient Functional Sign off by Automatic Assertion Generation for RTL Building Blocks
Front-End Design
Engineering Track Poster
Engineering Tracks
Learnings from RDC Sign-Off on Low Power SoC
AI
Back-End Design
Cloud
Embedded Systems
Front-End Design
IP
Engineering Tracks
Front-End Design
RDC(Reset Domain Crossing) Sign-off Methodology on Designs with Complex Reset Structures
Front-End Design
Engineering Track Poster
Engineering Tracks
Shift Left DFT Sign-off Methodology for Edge AI Processor
AI
Back-End Design
Cloud
Embedded Systems
Front-End Design
IP
Engineering Track Poster
Engineering Tracks
Smart Strategy to analyze CDC Violation related to IPs Interaction at SoC
AI
Back-End Design
Cloud
Embedded Systems
Front-End Design
IP
Sessions
Engineering Tracks
Front-End Design
Taming the Validation Dragon with Formal and Static Verification
Front-End Design
Research Manuscript
Keep moving up and looking sideways with verification boosters!
EDA
Design Verification and Validation