Close
 

Organization

University of Bologna
Presenters
Giovanni Bambini
Andrea Bartolini
Simone Benatti
Luca Benini
Corrado Bonfanti
Francesco Conti
Antonio Mastrandrea
Leonardo Ravaglia
Davide Rossi
Manuele Rusci
Giuseppe Tagliavini
Presentations
Networking Reception
Work-in-Progress Poster
A RISC-V Power Controller for HPC Processors with Parallel Control-Law Computation Acceleration
Networking Reception
Work-in-Progress Poster
On-Demand Redundancy Grouping: Selectable Soft-Error Tolerance for a Multicore Cluster
Networking Reception
Work-in-Progress Poster
PULP-TrainLib: Enabling On-Device Training for RISC-V Multi-Core MCUs through Performance-Driven Autotuning
Networking Reception
Work-in-Progress Poster
Soft Tiles: capturing physical implementation flexibility for tightly-coupled parallel processing clusters